We use cookies. Find out more about it here. By continuing to browse this site you are agreeing to our use of cookies.
#alert
Back to search results

Physical Design Engineer

Cisco Systems, Inc.
United States, California, San Jose
170 W Tasman Dr (Show on map)
Nov 04, 2024

Meet the Team

The Common Hardware Group (CHG) delivers the silicon, optics, and hardware platforms for Cisco's core Switching, Routing, and Wireless products. Come join us and take part in shaping Cisco's ground-breaking solutions by designing, developing and testing some of the most complex ASICs being developed.

Your Impact

As a physical design engineer you will be spearheading the implementation of complex multi-hierarchy designs, ensuring robust physical design processes like logic synthesis and static timing analysis. By resolving design challenges and driving the execution of innovative solutions, you will impact the successful delivery of high-quality ASIC and SoC designs, including the creation of custom macros, contributing to our team's efficiency and success. Responsibilities include:

  • Develop and own physical design implementation of multi-hierarchy designs including physical aware logic synthesis, design for testability, floorplan, place and route, static timing analysis, IR Drop, EM, and physical verification in advanced technology nodes.
  • Resolve design and flow issues related to physical design, identify potential solutions, and drive execution.
  • Deliver physical design of an end-to-end IP or integration of ASIC/SoC design.
  • Design custom macros like PLL, GPIO design and RDL connections.

Minimum Qualifications:

  • BS in Electrical Engineering or Computer Science, with 5+ year minimum of hands-on experience in ASIC implementation and Physical verification.
  • Hands-on experience in physical synthesis, floor planning, P&R, and timing closure of high-performance designs with a focus on improving PPA (Performance, Power, Area).
  • Experience and knowledge of hardware architecture and RTL/logic design for timing closure, specifically experience in critical timing path planning and crafting.
  • Expertise and hands-on knowledge of industry standard EDA tools for Synthesis, P&R and Timing.
  • Experience with deep sub-micron process nodes and hands-on expertise in modeling and optimizing high-performance designs within these nodes.

Preferred Qualifications:

  • MS in Electrical Engineering or Computer Science, with 3+ year minimum of hands-on experience in ASIC implementation and Physical verification.
  • Experience working with block or full chip physical verification and/or owning Physical Verification CAD flow development and support.
  • Basic TCL and python scripting.
  • Experience on 7nm nodes and below.
  • Prior experience working with semiconductor foundries on installation, and maintenance of process design kits (PDKs) for SOC physical design teams.

Why Cisco?

#WeAreCisco. We are all unique, but collectively we bring our talents to work as a team, to develop innovative technology and power a more inclusive, digital future for everyone. How do we do it? Well, for starters - with people like you!

Nearly every internet connection around the world touches Cisco. We're the Internet's optimists. Our technology makes sure the data travelling at light speed across connections does so securely, yet it's not what we make but what we make happen which marks us out. We're helping those who work in the health service to connect with patients and each other; schools, colleges and universities to teach in even the most challenging of times. We're helping businesses of all shapes and size to connect with their employees and customers in new ways, providing people with access to the digital skills they need and connecting the most remote parts of the world - whether through 5G, or otherwise.

We tackle whatever challenges come our way. We have each other's backs, we recognize our accomplishments, and we grow together. We celebrate and support one another - from big and small things in life to big career moments. And giving back is in our DNA (we get 10 days off each year to do just that).

We know that powering an inclusive future starts with us. Because without diversity and a dedication to equality, there is no moving forward. Our 30 Inclusive Communities, that bring people together around commonalities or passions, are leading the way. Together we're committed to learning, listening, caring for our communities, whilst supporting the most vulnerable with a collective effort to make this world a better place either with technology, or through our actions.

So, you have colorful hair? Don't care. Tattoos? Show off your ink. Like polka dots? That's cool. Pop culture geek? Many of us are. Passion for technology and world changing? Be you, with us! #WeAreCisco


Applied = 0

(web-5584d87848-7ccxh)